This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/840,500	04/23/2001	Roger S. Tsai	12-1128	4458	
7590 08/06/2004 Patent Counsel TRW, Inc.			EXAMINER		
			STEVENS, THOMAS H		
Law Department			ART UNIT	PAPER NUMBER	
One Space Park, Building E2/6051 Redondo Beach, CA 90278			2123		
			DATE MAILED: 08/06/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.



				_
		Application No.	Applicant(s)	5/
		09/840,500	TSAI, ROGER S.	U
	Office Action Summary	Examiner	Art Unit	
		Thomas H. Stevens	2123	
Period f	The MAILING DATE of this communication ap or Reply	pears on the cover sheet wi	th the correspondence addre	SS
THE - Exte after - If the - If NO - Failt Any	MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. If SIX (6) MONTHS from the mailing date of this communication. If period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by stature to reply within the set or extended period for reply will, by stature to reply within the set or extended period for reply will, by stature to reply will, set or extended period for reply will, by stature to reply will, set or extended period for reply will, by stature to reply will.	.136(a). In no event, however, may a re ply within the statutory minimum of thirt if will apply and will expire SIX (6) MON te, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this comm ANDONED (35 U.S.C. § 133).	unication.
Status				
1)[\]	Responsive to communication(s) filed on 23 /	<u> April 2001</u> .		
2a)□	This action is FINAL . 2b)⊠ Thi	is action is non-final.		
3)□	Since this application is in condition for allows closed in accordance with the practice under		•	erits is
Disposit	ion of Claims			
5)□ 6)⊠	Claim(s) 1-12 is/are pending in the application 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1-12 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/	awn from consideration.		
Applicat	ion Papers			
9)[The specification is objected to by the Examin	er.		
10)⊠	The drawing(s) filed on 23 April 2001 is/are: a	a)□ accepted or b)⊠ objec	ted to by the Examiner.	
•	Applicant may not request that any objection to the	•	` '	
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the E	• - •	•	` '
Priority (under 35 U.S.C. § 119			
а)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureasee the attached detailed Office action for a list	nts have been received. Its have been received in Apority documents have been au (PCT Rule 17.2(a)).	pplication No received in this National Sta	ge
Attachmen		_		
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview S	ummary (PTO-413))/Mail Date	
3) 🛛 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 or No(s)/Mail Date <u>5/6/02</u> .		formal Patent Application (PTO-15	2)

Art Unit: 2123

DETAILED ACTION

1. Claims 1-12 were examined.

Drawings

2. Figures 7A, 8 13-15, 35 and 36 are well know part within the semiconductor industry and should be labeled as prior art.

Priority

3. Examiner acknowledges domestic priority.

Information Disclosure Statement

4. The listing of references in the specification (pg. 27, lines 14-15) is not a proper information disclosure statement. 37 CFR 1.98(b) requires a list of all patents, publications, or other information submitted for consideration by the Office, and MPEP § 609 A (1) states, "the list may not be incorporated into the specification but must be submitted in a separate paper." Therefore, unless the references have been cited by the examiner on form PTO-892, they have not been considered.

Furthermore, the examiner does not consider document 1330449 because no English translation was provided.

Art Unit: 2123

Double Patenting

5. Claim 1 of 09/840,500 is provisionally rejected under the judicially created doctrine of double patenting over claim 1 of application 09/840545. This is a provisional double patenting rejection since the conflicting claims have not yet been patented.

Claim 1 (09/840500) state a method of steps for modeling semiconductor devices: modeling device with a semi-physical model; modeling the semi-conductor device with an analytical thermal model; and coupling the semi-conductor device and analytical model; but does not specify which integral parts. Claims 1 (09/840545) disclose modeling a semiconductor device while detailing specific semiconductor parts.

One of ordinary skill in the art can deduce application 09/840500 is a broad representation of 09/840545 such that "fabricating", "measuring", "varying predetermined semiconductor devices" are processes identical to "modeling semiconductor devices".

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Biswas ("Modeling and Simulation of High Speed Interconnects" Dissertation (1998)). Biswas

Art Unit: 2123

teaches increasing circuit density and improving transistor performance via simulation modeling.

Claim 1. A method for modeling one or more predetermined characteristics of a semiconductor device comprising the steps (pg 39, section 4.1): a) fabricating a semiconductor device (pg. 3, lines 11-13), b) measuring one or more predetermined physical characteristics of said semiconductor device (pg. 6, section 2.4, lines 1-7); c) testing the semiconductor device (pg. 42, section 4.4 test chip); to establish a physically representative equivalent model of said one or more characteristics of said semiconductor device (pgs. 26-27, section 3.5.2 and pg. 30-31, section 3.5.4); d) varying one or more of said predetermined physical characteristics and fabricating a subsequent semiconductor device with said varied dimensions (pgs. 23-24, section 3.4.5) and e) testing of the sample to a establish a correct said physically representative model (pg.40 with figure 4.1).

Claim 2. The method as recited in claim 1(pg. 3, lines 11-13), further including the step of measuring the varied dimensions after said subsequent semiconductor is fabricated (pgs. 23-24, section 3.4.5).

Claim 3. The method as recited in claim 1(pg. 3, lines 11-13), wherein a scanning electron microscope (SEM) is used to measure said predetermined dimensions in step (b) (pg. 48).

Art Unit: 2123

Claim 4. The method as recited in claim 1(pg. 3, lines 11-13), wherein said testing in step (c) includes taking S-parameter measurements of said semiconductor device (pg. 51).

Claim 7. The method as recited in claim 1(pg. 3, lines 11-13), wherein said varied dimensions are measured by way of a SEM (pg. 48).

Claim 8. The method as recited in claim 1(pg. 3, lines 11-13), wherein said corrected physically representative model is corrected based upon S-parameter measurements (pg. 48).

Claim 9. A process for making a semiconductor device comprising the steps of: a) fabricating a semiconductor device (pg.3, lines 11-13); b) measuring one or more predetermined physical characteristics defining measured characteristics of said semiconductor device (pg.6, section 2.4, lines 1-7), c) testing said semiconductor device to establish a physically representative model (pg. 42, section 4.4 test chip); d) fabricating a subsequent semiconductor device in which said one or more measured characteristics are varied(pg.3, lines 11-13); deforming varied characteristics (pg.36) e) measuring said varied characteristics; and (pg. 36) f) testing said semiconductor device to establish a revised physically representative model of said semiconductor device (pg.40 with figure 4.1).

Art Unit: 2123

Claim 10. The process as recited in Claim 9(pg.3, lines 11-13), further including step (g) repeating steps (d) through (9 one or more times.

Claim 11. The process as recited in claim 9(pg.3, lines 11-13), wherein said physically representative model in steps (c)(pg. 6, line 7) and (b) is based on predetermined Sparameter measurements (pg. 48).

Claim 12. The process as recited in claim 9(pg.3, lines 11-13), wherein steps (b) and (e) include measurement by way of a scanning electron microscope (pg. 48).

Claim Rejections - 35 USC § 103

- 8. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and

Art Unit: 2123

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

10. Claims 5 and 6 are rejected under 35 U.S.C. 103 (a) as unpatentable by Biswas ("Modeling and Simulation of High Speed Interconnects" Dissertation (1998)), in view of VTT Electronics ("Research Activities in Microelectronics" (2000)). Biswas teaches increasing circuit density and improving transistor performance via simulation modeling; but doesn't teach scaling, biasing, or temperature variation. VTT Electronics teaches a series of nuances of semiconductor design, subsequently including temperature, bias, scaling and common source region analysis.

At the time the invention, it would have been obvious to one of ordinary skill in the art to use VTT electronics to modify Biswas since it would be advantageous to manipulate all features of the amplifier for full optimization.

Claim 5. The method as recited in claim 1(Biswas: pg. 3, lines 11-13), wherein said one or more predetermined characteristics include device scaling (VTT: pg. 8, line 10); bias dependence (VTT: pg. 6 Introduction, 3rd paragraph with figure 1); temperature dependence (pg. 26, Introduction) lay out dependence and process dependence.

Claim 6. The method as recited in claim 1(Biswas: pg. 3, lines 11-13), wherein said one or more predetermined physical characteristics include the physical dimensions of the source access region of said semiconductor device (VTT: pg. 8, 2nd paragraph).

Art Unit: 2123

Correspondence Information

Page 8

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mr. Tom Stevens whose telephone number is (703) 305-0365, Monday-Friday (8:00 am- 4:30 pm) or contact Supervisor Mr. Kevin Teska at (703) 305-9704. The fax number for the group is 703-872-9306.

Any inquires of general nature or relating to the status of this application should be directed to the Group receptionist whose phone number is (703) 305-3900.

July 16, 2004

THS

Septem transler